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Fe-TFETThe implementation and operation of the nonvolatile ferroelectric memory (NVM) tunnel field effect
transistors with silicon-doped HfO2 is proposed and theoretically examined for the first time, showing
that ferroelectric nonvolatile tunnel field effect transistor (Fe-TFET) can operate as ultra-low power non-
volatile memory even in aggressively scaled dimensions. A Fe-TFET analytical model is derived by com-
bining the pseudo 2-D Poisson equation and Maxwell’s equation. The model describes the Fe-TFET
behavior when a time-dependent voltage is applied to the device with hysteretic output characteristic
due to the ferroelectric’s dipole switching. The theoretical results provide unique insights into how device
geometry and ferroelectric properties affect the Fe-TFET transfer characteristic. The recently explored fer-
roelectric, silicon-doped HfO2 is employed as the gate ferroelectric. With the ability to engineer ferroelec-
tricity in HfO2 thin films, a high-K dielectric well established in memory devices, the silicon-doped HfO2
opens a new route for improved manufacturability and scalability of future 1-T ferroelectric memories. In
the current research, a Si:HfO2 based Fe-TFET with large memory window and low power dissipation is
designed and simulated. Utilizing our presented model, the device characteristics of a Fe-TFET that takes
full benefits from Si:HfO2 is compared with the same devices using well-known perovskite ferroelectrics.
Finally, the Fe-TFET is compared with a conventional ferroelectric memory transistor highlighting the
advantages of using tunneling memory devices.
 2016 Elsevier Ltd. All rights reserved.1. Introduction
Ferroelectric materials can be utilized as electrically switchable
nonvolatile data storage elements as their polarization can change
by applying an external electric field. Recently, novel devices called
ferroelectric TFETs [1], and ferroelectric FETs have been proposed as
promising candidates for future nonvolatile memory applications
[2,3]. In ferroelectric field effect devices, two stable states of the fer-
roelectric’s polarization are used for data storage [4]. Nonvolatile
data storage, fast writing, and nondestructive read-out operation
have been reported for ferroelectric field effect transistors [5]. How-
ever, the industrial implementation of ferroelectric devices espe-
cially in nanoscale still missing due to the integration and scaling
obstacles of conventionally used perovskite type ferroelectrics such
as Lead Zirconate Titanate (PZT). The recently discovered
ferroelectricity in HfO2 thin films [6], enabled CMOS-compatiblemanufacturing of highly scaled ferroelectric devices down to
28 nm ground rule [6,7].
By scaling devices down to the nanoscale, power density
becomes a challenging issue as the power density per area of the
chip increases. The tunneling field effect transistors have been
investigated intensely in recent years [8] due to their considerable
potentials for ultra-low power applications [9,10]. Using the
advantages of both ferroelectric thin films for data storage and
TFETs as energy efficient devices, it is possible to design a new class
of nonvolatile memories, with a relatively large memory window,
fast writing, nondestructive read-out operation, and low power
consumption. In this work, we propose a comprehensive, quantita-
tive model for investigation of Fe-TFETs. The successful design of a
Fe-TFET for nonvolatile data storage requires a thorough under-
standing of the device operation principals. It is necessary to
develop an analytical model for Fe-TFETs design optimization.
Hence, an analytical model for Fe-TFETs is proposed and verified
with Sentaurus TCAD [11] simulation tool. The model is developed
by solving the 2-D Poisson equation [12] for a single gate TFET and
considering the effect of the ferroelectric polarization on the sur-
A. Saeidi et al. / Solid-State Electronics 124 (2016) 16–23 17face potential. The polarization effect is calculated by solving Max-
well’s first equation in the gate stack. A numerical method is
employed to calculate the polarization hysteresis for both satu-
rated and nonsaturated hysteresis loops [13]. Based on our pro-
posed model, memory window of the ferroelectric memory TFETs
using different ferroelectric materials is investigated. It should be
noted that short channel effects are neglected in the proposed
model, and a 200 nm gate length device is utilized for model veri-
fication. Finally, a 28 nm gate length Fe-TFET benefits from Si:HfO2
as the gate ferroelectric is designed and simulated using Sentaurus
TCAD commercial simulator. Results confirm that the proposed
device can be employed as the future of nonvolatile memories.
Moreover, we present that the ferroelectrics negative capacitance
improves the device’s output current by boosting the gate
potential.2. Device modeling
2.1. Approach and definitions
In this paper, an n-type SOI ferroelectric TFET is studied. The
device is schematically depicted in Fig. 1. The length of the channel
is 200 nm to suppress short channel effects, the doping concentra-
tion of the lightly doped channel is 5 1014 cm3 , the highly
doped pþ source concentration is 1 1020 cm3 and the nþ doped
drain is 1 1018 cm3 to eliminate the ambipolar behavior [13].
The silicon-doped HfO2 is utilized as ferroelectric layer due to its
unique property of exhibiting the ferroelectricity even in a 5 nm
thick, thin film [14,15]. For the model verification, we have used
10 nm of Si:HfO2 with 9 lC=cm2 remanent polarization and
1.1 mV/cm coercive field [6]. We will discuss how the relatively
high coercive field and remanent polarization guarantee a large
memory window (and retention time) in the Ferroelectric Memory
TFET.
To develop the ferroelectric TFET model, we have combined the
switching analytical modeling of ferroelectric capacitors [16] with
the Band-to-Band Tunneling modeling of TFETs. Wu et al. [12] pro-
posed the analytical modeling of TFETs based on the gate and drain
dual modulation effects by solving Poisson equation in the device
channel. Miller et al. [17,13,18] developed the compact modeling
of ferroelectric capacitors that accurately describes the dipole
polarization switching by employing Maxwell’s first equation.
We employed Maxwell and Poisson equations consistently to pre-
cisely calculate the surface potential profile along the channel.
Finally, the device current is calculated by determining the poten-
tial profile around the tunneling junctions. The computer aided
design (TCAD) tool Sentaurus is used to verify the proposed model.
The non-local band-to-band tunneling (BTBT) model is enabled to
account tunneling mechanism [19]. In order to calculate theFig. 1. The device schematic of an SOI Fe-TFET where the gate stack of a
conventional single gate TFET is replaced with a series combinations of a
ferroelectric and a linear dielectric.tunneling probability using the electron-hole wave vector through-
out the tunneling path, the non-local model uses Wetzel-Kramer-
Brillouin (WKB) approximation. Also, Fermi statistics and
Shockley-Reed-Hall (SRH) recombinations are adopted while the
gate tunneling is ignored. In order to incorporate the ferroelectric
properties of the gate stack, we have enabled Ferro model in our
simulations. Moreover, the standard library of Sentaurus TCAD is
used for linear dielectrics (where the SiO2 and Si3N4 relative per-
mittivity is 3.9 and 7.5 respectively). These models are considered
in all TCAD simulations unless otherwise mentioned. It should be
noted that the ferroelectric layer is considered ideal from the point
of view of hysteresis loss related issues like fatigue (loss of
switched charge owing to repetitive destructive reads), retention
(decreasing the stored charge to a level where the positive and
negative state of the polarization cannot be reliably sensed), and
direct current breakdown (as a result of applying constant writing
voltage) have been neglected [20].
2.2. Model
In this subsection, we describe the relation between the ferro-
electric polarization and the silicon surface potential in a metal-fer
roelectric-oxide-semiconductor structure [21]. The electrostatic
equations are derived starting with Maxwell’s equation,
r  D ¼ q; ð1Þ
D ¼ 0Eþ Pd; ð2Þ
where D is the displacement, q is the free charge density, E is the
electrical field, 0 is the vacuum permittivity,  is the linear dielec-
tric constant, and Pd is the contribution of the switching dipoles.
Solving (1) and (2) in conjunction with the definition E ¼ r/ (/
is the electrostatic potential) leads us to:
VGB ¼ /s 
rs
Cstack
 PdðEf Þ df0f : ð3Þ
In (3), Cstack describes the gate total capacitance, rs is the silicon
charge, df and f are ferroelectric thickness and relative permittivity
and /s is the silicon surface potential. The ferroelectric polarization
changes the surface potential by a value of Pdðdf =0f Þ. The ferro-
electric polarization can also be calculated using Landau-
Khalatnikov (LK) theory [22–24]. Using Landau theory, (3) can be
rewritten as follow:
VGB  /s þ
rs
CBuffer
¼ ð2atf ÞPdðEf Þ þ ð4btf ÞP3dðEf Þ þ ð6ctf ÞP5dðEf Þ; ð4Þ
where a;b, and c are the ferroelectric Landau parameters, tf is the
ferroelectric thickness, and CBuffer is the capacitance of the buffer
layer. The Fe-TFET modeling can be obtained using either (3) or
(4). However, (3) is employed in this study to derive a simple ana-
lytical model for the device operation.
We explain the Fe-TFET behavior by considering the effect of
the polarization on the surface potential for a known polarization.
Combining Maxwell’s first equation with Wu’s analytical solution
for TFET surface potential [12], the surface potential in middle of
the channel for the whole range of the operation can be given as
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Fig. 2. The energy bands in a tunneling field effect transistor indicating the
maximum and minimum of the tunneling width in the source-channel and
channel-drain junctions [12]. XSC and XCD represent the source and drain tunneling
junction width.
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where Vfb is the flat band voltage, T is the temperature, k is the
Boltzmann’s constant, q is the electrical charge of a single electron,
c is the body factor defines as
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2siqNch
p
=Cstack (Nch is the channel
doping), d is a small smoothing factor and /ch;dep is the surface
potential in the gate control regime [12]. U is the required surface
potential for sufficient inversion charge to screen the gate modula-
tion and can be expressed as ðkT=qÞ ln NchNinv=n2i
 
, and Ninv is the
required inversion charge density to screen the gate voltage.
An accurate expression of the surface potential profile around
the tunnel junction is needed to calculate the tunneling current.
We use the pseudo 2-D Poisson equation to obtain the potential
profile along the channel [25]. The parabolic approximation of
the potential in a direction normal to the surface is adopted so that
the Poisson equation can be reduced to the well-known form
d2/sðxÞ
dx2

/sðxÞ  VGS  Vfb þ Pd df0f
	 

k2
¼ qNch
si
; ð8Þ
where k ¼ ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃsitsi=Cstackp (tsi and si represent the silicon thickness
and relative permittivity) is the characteristic length of the channel
[12]. Solving (8) by considering the boundary conditions and the
continuity of potential and electric field at the source-channel and
channel-drain junctions, the surface potential profile around tun-
neling junctions can be obtained as
/sðxÞ ¼ ðVGSðeff ÞÞ þ ð/ch  VGSðeff ÞÞ cosh
x xsc
k
	 

  0 6 x 6 xsc; ð9Þ
/sðxÞ ¼ ðVGSðeff ÞÞ þ ð/ch  VGSðeff ÞÞ cosh
x xsd
k
	 

   xcd 6 x 6 Lch;
ð10Þ
xsc ¼ k cosh
VS0  ðVGSðeff ÞÞ
/ch  ðVGSðeff ÞÞ
 
; ð11Þ
xcd ¼ Lch  k  cosh1
VDðeff Þ  ðVGSðeff ÞÞ
/ch  ðVGSðeff ÞÞ
 
: ð12Þ
In the performed equations, VS0 subscribes to the source potential,
VDðeff Þ is the potential in the drain region
ðVDðeff Þ ¼ VS0 þ Vbi;SD þ VDSÞ, VGSðeff Þ is the gate effective voltage
(VGSðeff Þ ¼ VGS  Vfb þ Pdðdf =0f Þ  ðqNch=siÞk2), and /ch is the sur-
face potential in the center of the channel that we have derived
before. The tunneling width at the source junction can be expressed
as
Wt;min ¼ x VS0 þ Egq
 
 xðVS0Þ
¼ xsc  k  cosh1 VDðeff Þ  ðVGSðeff ÞÞ/ch  ðVGSðeff ÞÞ
 
; ð13Þ
Wt;max ¼ xð/chÞ  x /ch 
Eg
q
 
¼ kcosh1
VS0 þ Egq  ðVGSðeff ÞÞ
/ch  ðVGSðeff ÞÞ
 !
: ð14Þ
whereWt;min andWt;max are the minimum and maximum of the tun-
neling width along the lateral tunneling path at the source-channel
junction (the source-channel and channel-drain tunneling widthes
are schematically depicted in Fig. 2). Regarding Kane’s model [26],
the tunneling current can be calculated by integrating the tunneling
probability over the effective tunneling length,Itunnel;S!C ¼ q:W:
Z Wt;max
Wt;min
Z tsi
0
GKanedydx: ð15Þ
In (15), GKane is the Kane’s tunneling probability factor. The tunnel-
ing current at the drain junction can be calculated similarly,
W 0t;min ¼ xðVDðeff ÞÞ  x VDðeff Þ 
Eg
q
 
; ð16Þ
W 0t;max ¼ x /ch þ
Eg
q
 
 xð/chÞ: ð17Þ
Itunnel;C!D ¼ q:W:
Z W 0t;max
W 0t;min
Z tsi
0
GKanedydx; ð18Þ
where W 0t;min and W
0
t:max are minimum and maximum of the lateral
path at the channel-drain junction. Finally, the total value of the
device output current can be expressed as,
IDS ¼ Itunnel;S!C þ Itunnel;C!D: ð19Þ2.3. Dipole polarization
The value of the dipole polarization in each step is a function of
the history of the applied electric field. Therefore, the polarization
is determined by integrating dPdðEf Þ=dEf from a specified initial
condition. Since this form has been extensively discussed before
for the arbitrary field histories [17], the results are simply stated
here. The saturated polarization hysteresis loop is defined by
PþsatðEf Þ ¼ Ps tanh
Ef  EC
2d
 
; Psat ¼ PþsatðEÞ; ð20Þ
where
d ¼ Ec ln
1þ PrPs
1 PrPs
 !" #1
; ð21Þ
and þ (or ) superscript signifies the positive (or negative) going
branch of the loop. The derivative of the polarization is given by
the following equations:
dPd
dEf
¼ C dPsat
dEf
; ð22Þ
C ¼ 1 tanh Pd  Psat
nPs  Pd
 1
2
" #
: ð23Þ
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Considering (1)–(19), the Fe-TFET drain current can be calcu-
lated as a function of the gate voltage history, device geometry,
and material properties while the dipole polarization can be
obtained using (20)–(23). In the following section, we will present
a numerical analysis technique in order to obtain the Fe-TFET
transfer characteristic.
2.4. Numerical analysis technique
Since the ferroelectric polarization depends on the history of
the electric field, the polarization can be obtained by integrating
from a known value. For the first step, we should define the initial
values for the gate voltage and the polarization. Note that the ini-
tial conditions must satisfy the physical requirement that the
polarization lies on or within the hysteresis loop. We considered
Vg ¼ Vfb and Pd ¼ 0 as the initial condition. Having the polarization
and the gate voltage, all TFET parameters are calculated using (1)–
(19). Furthermore, the ferroelectric field and the silicon surface
charge density can be calculated as follows:
rs ¼ 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2sikTNch
p
q
/ch
kT
þ ni
Nch
 2
exp q
/ch  V
kT
 ( )12
; ð24Þ
Ef ¼ rs þ Pdðf Þ0f : ð25Þ
The approach to perform the integration from the initial condi-
tions to a new set of conditions is to compute the m’th value of the
relevant quantities, and numerically integrate. We now introduce
subscript m, which signifies that the given quantity is evaluated
at the m’th integration increment. First, we should solve Eqs. (1)–
(19) to find the m’th value of the surface potential. Then, we calcu-
late the m’th value of the silicon surface charge and the electric
field inside the ferroelectric film using Eqs. (24) and (25). The
polarization can be expressed as
PdðEmþ1Þ ¼ PdðEmÞ þ ðEmþ1  EmÞ ddE ½PdðEÞEm : ð26Þ
Considering (22) and (25), Eq. (26) can be rewritten as
PdðEmþ1Þ ¼
PdðEmÞ  rs0f
h i
þ Em
n o
d
dE
 
PdðEÞ
 
Em
1þ 10f
	 

d
dE
 
PdðEÞ
 
Em
: ð27Þ
The next value of the polarization in each step can be obtained
using (27). Sweeping the gate voltage and calculating the next value
of the polarization in each step, the drain current is calculated as a
function of the gate voltage.
The model predicted results were verified by comparing with
TCAD simulation results. The device surface potential is presented
in Fig. 3. First, we verified the surface potential in the middle of the
channel which is the primary parameter to compute the potential
profile and the drain current. The surface potential profile in the
middle of the channel for different drain voltages and sweeping
the gate voltage is illustrated in Fig. 3(a). Results confirm that
our proposed model replicates well with the TCAD simulations.
The effect of the dipole polarization on the surface potential profile
along the channel is presented in Fig. 3(b). The surface potential
profile is calculated for a TFET with 1 V gate voltage and 1.5 V drain
voltage considering the gate oxide performs no ferroelectricity, fer-
roelectric with 0:3 lC=cm2, and 5 lC=cm2 values of polarization
to illuminate the effect of the positive and negative values of the
polarization on the potential profile. Finally, the output current
of the device is shown in Fig. 4. Fig. 4(a) represents the output
current while the drain voltage is 1.5 V. The device’s transfercharacteristic for 1.5 V drain voltage and different sweeps of the
gate voltage is illustrated in Fig. 4(b).3. Memory window
The memory window (MW), a critical parameter in nonvolatile
memory devices, is the threshold voltage difference between the
two states of the device. Here, the constant current method at
107 A=lm is utilized for threshold voltage extraction [27]. The
memory window should be large enough to ensure a significant
retention time and ease of data detection in nonvolatile memories.
In this section, we discuss the quantitative influence of different
device parameters that affect the memory window based on our
presented model and theoretically highlight the advantages of
the silicon-doped HfO2 ferroelectric thin film.3.1. Ferroelectric material
It is well known that a Fe-FET memory window while the ferro-
electric layer contains a sufficient remanent polarization and hav-
ing the electric field higher than the material’s coercive field
mostly depends on the ferroelectric coercive field and thickness.
In this subsection, we investigate the effect of the ferroelectric
coercive field on the Fe-TFET memory window using the same
thickness of different ferroelectrics. The properties of two well-
known perovskite ferroelectrics, Lead Zirconate Titanate (PZT)
and Strontium Barium Titanate (SBT), is compared with Si:HfO2
in Table 1. The recently discovered ferroelectric thin film, Si:HfO2
[28,6], has a relatively high coercive field that ensures a large
memory window [29–39].
The Id  Vg characteristics of a Fe-TFET using 10 nm of PZT, SBT,
and Si:HfO2 are depicted in Fig. 5(a). We have used the same thick-
ness of each material to eliminate the influence of the ferroelectric
thickness on the MW. The Fe-TFET that is using PZT or SBT as the
gate ferroelectric provides higher current level due to their higher
relative permittivity comparing Si:HfO2. The high dielectric con-
stant of PZT and SBT reduces the voltage drop across the ferroelec-
tric layer and enhances the silicon surface potential. Therefore,
considering (11)–(14), the tunneling width at the source and drain
tunneling junctions increases which lead to the improved tunnel-
ing current.
Based on the presented results in Fig. 5(a), Si:HfO2 theoretically
provides larger memory window compared to the well-known fer-
roelectric materials PZT and SBT. Up to 1.7 V memory window is
obtained for a device using 10 nm of Si:HfO2. In Fig. 5(b) different
thicknesses of PZT and SBT are used to maintain the same memory
window as the Fe-TFET using 10 nm of Si:HfO2. 50 nm of PZT and
230 nm of SBT is required to provide 1.7 V memory window while
10 nm of silicon-doped HfO2 grant the same memory window. The
theoretical results provide a great insight into the benefits of the
silicon-doped HfO2 ferroelectric thin film. Besides the theoretical
advantages of Si:HfO2 comparing perovskite ferroelectrics, due to
the high relative permittivity of the PZT and SBT (over 200), it is
challenging to fabricate a device with a thin layer of perovskites
ferroelectrics. Moreover, CMOS compatibility, scalability and the
ability to deposit a high-quality layer by Atomic Layer Deposition
(ALD) are some of the technological advantages of using Si:HfO2.
The presented MWs in Fig. 5 are lower than the theoretical
maximum of the ferroelectric field effect devices memory window
( 2Ec  d which is 2.2 V in the case of 10 nm Si:HfO2) due to the
depolarization field and gate leakage current effects. The depolar-
ization field always exists in a ferroelectric capacitor due to the
finite dielectric constant of the semiconductor that causes incom-
plete charge compensation. Moreover, the injected electrons from
Fig. 3. Ferroelectric TFET surface potential. (a) The model verification of the surface potential in the middle of the channel using different drain voltages and sweeping the
gate voltage with Sentaurus TCAD simulations results. (b) The surface potential profile along the channel with the polarization as a parameter. Results are obtained using the
proposed model for a device with VG ¼ 1 V; VD ¼ 1:5 V , and considering the gate oxide has 0, 0.3, and 5 lC=cm2 polarization to illustrate how the positive and negative
values of the polarization affect the potential profile.
Fig. 4. The ferroelectric TFET transfer characteristic for different drain and gate voltages. (a) The Fe-TFET model vs. TCAD results obtained for 1.5 V drain voltage. (b) Fe-TFET
drain current for different sweeps of the gate voltage.
Table 1
The ferroelectric properties of PZT [29–32], SBT [33–39], and Si:HfO2 [28].
Ferro material Pr
lC
cm2
	 

Ps
lC
cm2
	 

Ec MVcm
 
r
PZT 32 40 0.26 250
SBT 8 15 0.08 250
Si:HfO2 9 9.5 1.1 32
Fig. 5. (a) The transfer characteristic of Fe-TFETs using 10 nm of PZT, SBT, and Si:HfO2
doped HfO2 thin film provides larger memory window due to its high coercive field whil
using different thicknesses of mentioned ferroelectric materials providing the same me
provide 1.7 V memory window.
20 A. Saeidi et al. / Solid-State Electronics 124 (2016) 16–23the gate and semiconductor to the ferroelectric layer lead to the
local charge compensation and reducing polarization [40].3.2. Buffer layer
Due to the large number of defects, leakage current, and large
lattice mismatch between perovskite ferroelectrics and silicon, it
is always necessary to use a buffer layer with a proper interfaceas the gate ferroelectric obtained by our proposed model. The device benefits from
e all ferroelectrics has the same thickness. (b) The transfer characteristic of FeTFETs
mory window. 10 nm of Si:HfO2, 50 nm of PZT, and 230 nm of SBT are required to
Table 2
The ferroelectric properties of Si:HfO2 regarding the FIMS thickness [6,28].
Thickness (nm) Pr
lC
cm2
	 

Ps
lC
cm2
	 

Ec MVcm
 
r
20 5:5 5:75 1:00 28:5
15 7:25 7:62 1:05 30:25
10 9 9:5 1:1 32
Fig. 7. The Id  Vg curves of the Fe-TFETs using different thicknesses of Si:HfO2.
Results are obtained using our proposed model.
A. Saeidi et al. / Solid-State Electronics 124 (2016) 16–23 21with the substrate. However, the voltage drop over the buffer layer
reduces the memory window.
To study the effect of the buffer layer on the MW, we utilized
10 nm of Si:HfO2 as the ferroelectric dielectric and 1 nm of SiO2
and Si3N4 as the buffer layer. Results are compared with a device
using only 10 nm of Si:HfO2 as the gate stack in Fig. 6. Employing
1 nm of SiO2 drops the MW to 1.0 V while the use of 1 nm of
Si3N4 reduces the memory window to 1.2 V as the voltage drop
over the buffer layer reduces the ferroelectric voltage (electric
field). The voltage drop over the buffer layer is considerable as
SiO2 and Si3N4 have lower relative permittivity comparing to the
ferroelectric layer. Reducing ferroelectric voltage results in the for-
mation of minor polarization hysteresis loops instead of the satu-
ration polarization loop that reduces the memory window
significantly [16,13]. Moreover, the presence of the buffer layer
reduces the silicon surface potential results in low energy carriers
and insufficient tunneling through the source and drain tunneling
barriers that lead to the deformation of the transfer characteristic
and reduced saturation current. The negative influence of the buf-
fer layer can be reduced in the case of high-K materials that lowers
the voltage drop across this layer, but it can never be zero. In this
subsection, we emphasize on another advantage of Si:HfO2 which
is its proper interface with silicon. Therefore, the doped HfO2 thin
film can be deposited directly on the silicon, and no buffer layer is
required. However, it should be noted that a thin layer of HfSiO
forms at the interface during the deposition and annealing of the
Si:HfO2 which is called the dead layer. The dead layer performs
no ferroelectricity, and it behaves like a buffer layer causing
reduced memory window [6,28]. As the dead layer is a related
issue for all ferroelectric materials we have neglected this effect
in our simulations.
Besides reducing the memory window, presence of the buffer
layer also increases the subthreshold slope affecting the response
time and power dissipation.3.3. Ferroelectric thickness
Another important parameter that greatly affects the memory
window is the ferroelectric thickness. The ferroelectric thickness
strongly affects the MW as it specifies the total number of the
dipoles (MW  2Ec  d where Ec and d are the ferroelectric coer-
cive field and thickness relatively [40]). Furthermore, the ferroelec-
tric coercive field might change by varying the film thickness,Fig. 6. The output characteristic of a Fe-TFET using 10 nm of Si:HfO2 as the gate
stack with devices using 10 nm of Si:HfO2 and 1 nm of SiO2 and Si3N4 as the buffer
layer. The device without buffer layer provides 1.7 V memory window, 1 nm of
Si3N4 reduces the MW down to 1.2 V, and 1 nm of SiO2 provides 1.0 V memory
window. The presented results are derived by employing the proposed model.especially in the case of the doped HfO2. Increasing the films thick-
ness in Si:HfO2 reduces the coercive field. The ferroelectric proper-
ties of the Si:HfO2 regarding the film thickness is depicted in
Table 2.
The transfer characteristic of the Fe-TFET using different thick-
nesses of Si:HfO2 is illustrated in Fig. 7. The coercive field slightly
reduces by increasing the silicon-doped HfO2 thickness. However,
simulation results confirm that the effect of the film thickness is
dominant and the memory window enhances significantly by
increasing the ferroelectric thickness. Up to 2.7 V memory window
is obtained for a device benefits from a 20 nm layer thick Si:HfO2.4. Nanometer scale Fe-TFET
Unique properties of the ferroelectric Si:HfO2 like relatively low
dielectric constant, CMOS compatibility, good interface with the
silicon [7], and relatively high remanent polarization even in a
5 nm thick, thin film [15] make it a promising candidate for the
fabrication of future nonvolatile memories [28,6].
The unique properties of Si:HfO2 allows us to fabricate ferro-
electric MOSFETs down to the nanoscale. However, on the
nanometer scale, the high power consumption per area of the chip
becomes a challenging issue. To eliminate the power dissipation
problem we need to design energy efficient devices with low off-
current. Tunneling field effect transistors have been proposed as
energy efficient devices due to their low off-current and steep off
to on transition. The Fe-TFET can be a decent candidate for future
nonvolatile memories due to its ability to provide a sufficient
memory window with low power dissipation. As we did not con-
sider short channel effects in our model, results of the model
may not be reliable for a nanometer scale device. Therefore, Sen-
taurus TCAD commercial simulator is employed for design and
simulation of a 28 nm gate length Fe-TFET.
In Fig. 8(a), the transfer characteristic of a 28 nm gate length
single gate ferroelectric MOSFET is compared with Fe-TFET with
the same dimensions. 10 nm of Si:HfO2 is used as the gate
Fig. 8. (a) The transfer characteristic of a 28 nm gate length FeFET vs. Fe-TFET using 10 nm of Si:HfO2 as the ferroelectric. The drain voltage is considered 1 V for all
simulations which is the supply voltage of the 28 nm ITRS node. Results confirm that the Fe-TFET provides the same memory window as the FeFET with lower power
consumption. (b) The negative capacitance effect enhances the output current level and subthreshold slope of the Fe-TFET comparing the conventional TFET. Results are
obtained using Sentaurus TCAD commercial simulator.
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provides the same memory window as FeFET with lower off-
current (static power) and also lower on-current [40]. However,
the TFET low output current is the main disadvantage of this device
as it may not be sufficient to drive the circuit capacitors. It should
be noted that besides the ability of ferroelectrics for data storage,
ferroelectric transistors also benefits from the ferroelectrics nega-
tive capacitance effect that amplifies the surface potential and
boosts the output current [41,42]. In Fig. 8(b), the Id  Vg character-
istic of a 28 nm Fe-TFET with 10 nm of Si:HfO2 is compared with a
28 nm gate length conventional TFET with the same equivalent
oxide thickness. As a result of the negative capacitance effect, the
subthreshold slope of the device is decreased, and the drain current
is increased significantly. Simulation results illustrate that the Fe-
TFET meets our expectation for a low power random access non-
volatile memory providing sufficient memory window.5. Conclusions
The analytical modeling of ferroelectric TFETs is developed and
examined using Sentaurus TCAD commercial simulator. The model
is obtained by solving Maxwell’s first equation in conjunction with
Poisson equation. Based on the proposed model, the memory win-
dow of the Fe-TFET memory devices is extensively investigated as
the key parameter of nonvolatile memories. The recently discov-
ered ferroelectric, silicon-doped HfO2, is integrated into the TFET
gate stack in order to highlight the advantages of this ferroelectric
thin film. Theoretical results represent that Si:HfO2 stands as a
promising candidate for the future of ferroelectric nonvolatile
memories. Besides the outstanding properties of the Si:HfO2 for
the device fabrication, a large memory window is obtained as the
result of the integration of this ferroelectric thin film with tunnel-
ing field effect transistors. Finally, a 28 nm gate length Fe-TFET is
designed and simulated providing the same MW as a 28 nm Fe-
FET consuming less power dissipation. Results confirm that the
Fe-TFET using Si:HfO2 can be ustilized as the ultra-low power non-
volatile memories. Moreover, the negative capacitance effect in
ferroelectric TFETs can solve the tunneling devices main issue,
low output current, by boosting the surface potential.References
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